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RichardA. Blech and AnthonyD. Williams
NationalAeronauticsand Space Administration
Lewis ResearchCenter
Cleveland,Ohio44135
SUMMARY
The Real-TimeMultlprocessorSimulator(RTMPS)is a multiplemlcrocomputeF
system used to investigatethe applicationof parallelprocesslngconceptsto
real-tlmesimulation. This users manual describesthe set-upand installation
considerationsfor the RTMPS hardware. Any modificationsor future Improve-
ments to the RTMPS hardwarewill be documentedin an addendumto this manual.
INTRODUCIION
The Real-TimeMultlprocessorSimulator(RTMPS)projectat the NASA Lewis
Research Centerwas aimed at developingmultiprocessorhardwareand software
technologyfor low-cost,portable,user-frlendlyreal-tlmesimulators. To
accomplishthis task, an experimentalmultlprocessorsystemwas constructed.
' The design was intendedto provideas many Interprocessorcommunicationspaths
as possibleusing off-the-shelfmicrocomputerboardsand minimalcustomized
interfacing. This approachallowedmaximumemphasisto be placed on software
development,which is a criticalelement in the developmentof parallelpro-
cessing systems,such as the RTMPS. Using the experimentalRTMPS, a number of
softwareissueswere addressedby the RTMPS project. These includedhlgh-level
programminglanguages,schedulingof Intercomputerdata transfer,techniques
for programpartitioningand operatingsystem support.
As currentlyconfigured,the RTMPS systemmay be viewed as a combination
of three major components: 'thesystem hardwareand firmware;an operating
system;and a programminglanguage. The Real-TimeMultlprocessorOperating
System (RTMPOS)(ref. l) was developedto providea user-frlendlyinterfaceto
all of the RTMPS hardwarecomponents. It resideson a main processorcalled
the Front End Processor(FEP) and facilitatescontrolof the simulationand
user interface. The Real-TimeMultlprocessorProgrammlngLanguage(R_MPL)
(ref. 2) provideshlgh-orderlanguage(HOL) programmingcapabilitiesto the
RTMPS system. It translatesa HOL source input to a time-efflclentassembler
source program,and is designed to supporta varietyof microprocessorcon-
figurationsand types.
The RTMPOS and RTMPL softwarewas designed to minimizehardwaredepend-
encies. For example,the RTMPS system could be based on a number of micro-
computertypes. The hardwarecharacteristicsare accountedfor in a system
executive,a set of macros,and a target computerdefinitionfile. The system
executiveperformsrudimentaryfunctionssuch as initialization,data transfer
and interrupthandling. The systemmacros define basic mathematicaland data
transferoperationsfor the target hardware. The targetdefinitionfile pro-
vides informationto the RTMPL about the microcomputerprogrammingmodel. To
retarget the RTMPS system to a differentmicrocomputer,changesare made to
the above softwareelements. The bulk of the RTMPS software,containedin
RTMPL and RTMPOS,remainsunchanged.
This reportaddressesthe RTMPS systemhardwareand is intendedto provide
the readerwith the informationnecessaryto be able to assemblethe hardware
elements into a working system. First,a brief descriptionof the R_MPS hard-
ware componentsis given. Then the hardwareconfigurationand assemblydetails
are discussed. The reportdescribesthe RIMPS system in its presentconfigur-
ation. However,variationsto this configurationare possiblebased on the
intendedapplication. The availableoptionsare documentedin the various
user's manuals listed in the references.
RTMPS HARDWAREDESCRIPTION
This sectiondescribesthe hardwarecomponentsof the RTMPS system. A
block diagram of the RIMPS hardwareis depicted in figure I. lhe architecture
is dual bus, with multiplemicrocomputerson each bus. Each microcomputer
communicateswith a correspondingmicrocomputeron the oppositebus througha
dual-portinterfacememory. A Front-EndProcessor(FEP) on the lower bus
functionsas the user interface,while the analog I/O on the upper bus exten-
sion providesan interfaceto analog devices.
The Front-EndProcessor
The front-endprocessorservesas the user interfaceto the RTMPS. It
provides the means for simulationrun-tlmeoperationssuch as program loading
into each of the simulationprocessors,simulationmode control,data handling,
and data output and display. It also services the simulationperipherals
includingthe user's termlnal(s),disk, and printer,and handlesfiles and
specialfunctioncalls within its residentoperatingsystem.
lhe FEP used for the NASA RIMPS is the MotorolaExormacsDevelopment
System, based on the M68000 familyof microprocessors,microcomputers,and
peripherals. The basic systemconsistsof the Exormacschassis, the Exorterm
155 DisplayConsole (terminal),a hard disk drive, a floppydisk drive, and a
•Centronlcsmodel 703 printer. The Exormacschassiscontainsthe following
modules:
DEBug Module - Contains firmwarefor debugginguser programsplus three
I/O ports -- two RS-232Cports for terminalconnectionsand one printer port.
MPU - Contains the main processorand the Memory ManagementUnit (MMU).
FDC (FloppyDisk Controller)Module - containsa floppydisk controller
that supportsup to four disk drives.
Memory boards - Added as desired in varioussizes.
UIPC (UniversalIntelligentPeripheralController)and DIM (Disk Interface
Module) logether performall importantdisk I/O operations(for hard and
floppy disk).
MCCM (Multi-ChannelCommunicationsModule) - Optionalmodule that adds
four RS-232 serial communlcatlonsports and one extra printerport to the
system.
The ExormacsSystem OperationsManual (ref. 3) gives informationabout
the operationof each of the componentslisted above. It also g_ves complete
detailson how to connectthese componentstogetherto get a working system,
along with any specificationsthat must be met regardingconnectors,cable
types, and cable lengths.
In additionto the basic systemdescribedabove, a 128 K-byte memory board
is includedin the Exormacssystemto be used exclusivelyby the RTMPOS operat-
ing system. This auxiliarymemory is not contiguouswith the main system mem-
ory so that the Exormacs'MMU cannot detect its presence,and thereforewill
not allocate it to one of the systemprocedures. This allows absolutememory
addressingtechniquesto be used within the RTMPOSoperatingsystem program.
The FEP also containsa GSI (GraphicsStrategies,Inc.) VGM-1024
VersaGraphlcModule graphicsboard which runs directlyon the Versabus. It
adds the flexibilityof being able to generate plots of data obtainedduring
real-tlmesimulationexecution. An interfacefrom the system'sRTMPOSoperat-
ing system allows direct callingof graphicsroutinesand utilitiesduring
interactionwith the operatingsystem,or from within a simulation.
InteractiveInformationBus (IBUS)
The bus on which the FEP and its associatedhardwarecommunicateis .called
the InteractiveInformationBus, or IBUS. This bus is implemented,as described
later, using the MotorolaVersabus. It is on this bus that all FEP related
data transfersoccur -- for example, terminalI/O, printeroutput and control,
_. graphicsdisplay transfers,and floppy and hard disk data transfers. This bus
also servesas the user's interfaceto the simulationprocessors,and provides
the data paths for samplingsimulationvariables,monitoringthe system
status,and settingthe simulationmode.
The simulationprocessorsrunningon the IBUS are called the Interactive
Bus Processors(IBPs). These processorsmay be used to run a specificpart of
a simulation,to collectdata from other processorsrunningthe simulation(to
be sent to the user), or to do both of these tasks dependingon the application
requirements. These were implementedin the Lewis RIMPS system using Motorola
VM02 MicrocomputerBoards (ref. 4). Each of these boards is based on an 8-mHz
68 000 microprocessor,and contains128 K bytes of dual-portedrandomaccess
memory (RAM) that can communicatewith the microprocessor'son-boardlocal bus
as well as the systembus externalto the board (the IBUS, implementedusing
Motorola'sVersabus). Additionalresourcesincludethree programmabletimers,
an interruptcontrollerand interruptgeneratinghardware,and a system bus
interface. Each board also containsan I/O channelused to communicatewith
devices not on the board's local or systembus.
Each processoron the IBUS is coordinatedby a system executive. The
executivecontainscode which Inltlallzesthe processor,handlesinterrupts
and facilitatesInterprocessorcommunication. It also containsroutineswhich
interfacethe processorto the RTMPOSand RTMPL.
Real-TimeInformationBus (RBUS)
The RTMPS system containsa second bus called the Real-TimeInformation
Bus (RBUS). This bus is used for data transfersrelatedto simulationcalcu-
lations. Since system operationsand user I/O are all done on the IBUS, the
RBUS can be used exclusivelyfor simulationvariablesthat must be quickly
sent to other processorson the bus for immediateuse. lhls allows the Real-
Time Bus Processors(RBPs) to communicatewith each other at an optimum speed
regardlessof how much trafficis on the IBUS. Becauseof this fact, the RBUS
is also used when two or more IBPs need to communicatesimulationdata with
each other. Like the IBPs, the RBP processorsare implementedusing VM02
boards,and are set up in an almost identicalconfiguration. Each of the RBPs
containsa systemexecutivesimilarto that in the IBPs.
The RBUS can also be expandedto accommodatecomponentsother than the
RBPs. For example,the RTMPS at Lewis allows analog devicesto be monitored
and controlledby analog-to-dlgltalconverters(ADCs)and dlgltal-to-analog
converters(DACs)attached to the simulatorvia the RBUS. These devicesare
describedin a followingsection.
RTMPS Channels
The basic RTMPS configurationconsiststwo groups of microcomputers--
the RBPs and IBPs -- operatingon two differentbuses. The two groups must
be able to communicatewith each other to run a simulation. For example,the
RBPs may need to get new variablevalues and executioncommandsfrom the user
and the FEP via the IBUS,while the IBPsmay need updatedsimulationvarlables
from the RBUS processorsto send to the FEP. To providefor this communlca-
tlon, a dual-portedmemory interfacewas added to the RTMPS system consisting
of customizedcircuitrywhich allows two differentVM02 boards to communicate
throughtheir I/O channels. This memory interfaceserves as the llnk between
processorson the RBUS and those on the IBUS. It consistsof three l K blocks
of RAM, arbitrationand controlcircuitry,and an interruptgenerator.
The combinationof an IBUS processor(IBP), interfacememory and RBUS
processor(RBP) is called a channel. In theory,the number of simulatorchan-
nels is only limitedby the electricalcharacteristicsof the bus. In prac-
tice, considerationssuch as size, mechanicallayout,and power requirements
are dominant in determiningthe maximum number of channels. The RBP processor
in channel 0 is called the real-tlmecontroller(abbreviatedRTX). It is
responsiblefor synchronizingthe other channels,maintainingsimulation
timing,and performingthe I/O to externalhardware(i.e., the analog inter-
face). The IBP processorin channel0 controls the operatingmode (RUN, HOLD,
or SLOP) and providesreal-tlmeanalysis functionsas commandedby the FEP.
These functionsincludedata collection,event triggering,rate-of-change
monltorlng and peak detection.
Analog I/0
The RTMPSsystem has an analog interface to allow connection of devices
such as sensors, actuators or analog computers. The interface consists of a
Versabus to Multibus converter, a Multibus chassis and standard Multibus analog
I/O cards. This (the Multibus) is the bus extension depicted in figure 1.
Multibus was selected for the analog interface because of the wide variety of
Multtbus peripheral devices available. In this manner, other devices besides
analog I/0 cards could also be used (i.e., digital serial or parallel I/O).
The Multibus interface is implemented as an extension of the RBUS to allow
fast transfer of data between the analog peripherals and the RTMPSprocessors.
RTMPS SYSTEM ASSEMBLY
This sectiondescribeshow the RTMPS System hardwarecomponentsare
assembledand configuredto create the final system architecture. In this
context,configurationrefersto the processof selectinghardwareoptionson
microcomputeror peripheralboards. Typically,these optionsare enabledby
settingswitchesor connectingposts (via Jumper clips or wire wrap).
Front-EndProcessor(FEP)
The FEP for the RTMPS System is a 15-slotExormacssystemwhich is based
on Motorola'sVersabus. Housed within the Exormacschasls are the Exormacs
DevelopmentSystem,the systempower supply,coolingfans, and a front control
panel. The ExormacsDevelopmentSystem consistsof the DEbug,MPU, Memory,
UIPC, DIM, and MCCM Modulesdescribedin the RTMPS HardwareDescriptionsection
of this manual. The graphicscard used in the RTMPS systemalso resideson
this bus (becauseIt servesas an additionalinterfaceto the RTMPS user, the
graphics card may be regardedas an extensionof the FEP). Figure2 shows the
positioningof the FEP componentsin the Exormacschassis. The last three
slots are used to hold the IBPs.
All of the boards in the FEP must be set up for operationas describedin
the "ExormacsSystem Hardwareand SoftwareConfigurationManual" (ref. 5).
The set up procedurefor the IBPs is discussedin a followingsection. The
128 K RAM board used by the RTMPOS is unique in that it must be set up diff-
erently than the normal FEP RAM. lhere are four switcheson the RAM board
which select the base addressof that board on the Versabus. lable I shows
the switch settingswhich must be used to allow RTMPOS to correctlyaddress
this auxiliarymemory. The remainingconfigurationsettingsfor this board
are as describedin reference5.
Note in figure2 that there are three additional128 K RAM boards in
the FEP. These boardscan be used for extra FEP memory or removedto allow
for the additionof more IBPs. The currentconfigurationof the FEP has these
boards installed. However,this additionalmemory is not utilizedby any of
the RTMPS software.
lhe VGM-lO24graphics board must be configuredaccordingto the default
settings specifiedin the "VersagraphlcModule HardwareManual" (ref. 6).
This involvessettingthe base addressfor the memory-mappedI/O used by the
board, an interruptlevel and interruptvector. The default settingsspecified
in reference6 are the ones usedfor the currentRTMPS configuration. Reference6
also gives specificson connectingthe board'svideo outputsto a RGB color video
monitor.
lhe peripheraldevices connectedto the FEP are illustratedin figure3.
There are six RS-232 serialports availableon the Exormacssystemequipped
with a MCCM module. Two of these ports originatefrom the debug module and
four from the MCCM module. The two ports on the debug board are designated
ports CNO0 and CNOl by the operatingsystem software. The ports on the MCCM
module are designatedCNIO throughCNI3. Of the six availableports, three
are used by the FEP in the currentRTMPS configuration. Ports CNO0 and CNI3
are connectedto Motorola Exorterm155 terminals. These ports can be con-
figured (baud rate, stop bits, etc.) as describedin reference5. The Exorterm
terminalscan be used to operate the RTMPS or for softwaredevelopment. Serial
port CNO1 is used as a connectionto anothergeneralpurpose terminaland a
modem. This is accomplishedby using an RS-232 switchas shown in figure3.
Only one device connectedto CNOI throughthe switchmay be operationalat any
time. Eitherdevice can be selectedby configuringthe RS-232 switch box as
outlined in reference7.
The modem is used to connect the FEP to a mainframecomputer. The termi-
nal, an ADDS ViewpointAl, can be used to operatethe RTMPS or for any soft-
ware developmentfunction. It shouldbe noted that since the ADDS terminal
lacks some of the featuresavailableon the Exorterm155 terminals,the cursor
orientedediting functionsof the Motorola suppliededitor softwarewill not
functionwith this terminal. The llne editingmode must be used as discussed
in reference8. The ADDS terminalhas an auxiliaryserialport which can be
used to attach a serialprinter,as shown in figure3. The printercan be
used to obtain a copy of whateverappearson the ADDS terminalscreen. A lexas
InstrumentsBSO printer (ref. 9) is used in the RTMPS system. The printer
must be set for serialoperationas describedin reference9. The printer
also has dot graphicscapability,and is utilizedby the RTMPS graphicssoft-
ware to obtain a hard copy of the color graphicsmonitorwhen desired. In the
graphicsmode, the ADDS terminal servesas a transparentllnk betweenthe FEP
and the printer, since it does not respondto the printergraphicscommands.
Serial port CNOI must be set up to operateat 1200 baud (set up procedure
is describedin ref. 5) since the printer requiresthis rate for proper opera-
tion in the serialmode.
In additionto the terminalsdescribedabove, there is an additional
printer, dual floppy disk drives and a hard disk drive. These peripherals
are connectedto the Exormacs systemas describedin reference3.
The system should also be configuredwith varioussoftwareoptions includ-
ing the Versadosoperatingsystem,and a means of editing,assembling,and
debugginguser programs. The Lewis R_MPS system uses Motorola'ssoftware
packages for all of these functions.
IBUS MPUs
The InteractiveInformationBus (IBUS) is, in actuality,the FEP's system
bus -- in this case the ExormacsVersabus. Therefore,some of the 15 card
slots will be occupiedby the FEP and its associatedsupportdevicesas pre-
viouslydescribed. The remainingslots can be used for the InteractiveBus
Processor(IBP) boards. These boards,once properlyconfigured,are placed in
the last vacant slots of the Versabuscard cageso that the FEP and other
boards that deal directlywith the user's I/O deviceshave a higher positional
bus priority,and therefore,will be servicedfirst. This arrangementcan be
changedto match the user's needs. For example,if the user does not need to
have much user and I/O interactioncapabilitiesduring simulationrun time,
the IBP simulationboards can be positionedso as to give them a higher
priorityon the bus than the other devices,thus making their use in simulation
calculationsalmost as efficientas using processorson the RBUS. Their inter-
rupt prioritiesmay also be set high or low dependingon the appllcatlon
requirements.
The MotorolaVM02 microcomputerboards as shippedfrom the factorymust
be configuredby the user before they can be used in the RTMPS System. This
involvesthe installationof Jumper clips and user-programmeddevicesas
describedin the VM02 users manual (ref. 4). The Jumper clips allow the user
to select varioushardwareoptionsand modes of operation. The VM02 boards
are initiallyconfiguredat the factoryand have defaultjumpers installed.
The user has the option of leavingthe defaultjumpersor changingthem to
obtain differenthardwareoptions. The user programmeddevices includethe
bootstrapEPROM and addressdecodingPROMs. The bootstrapEPROM containsthe
code which is executedat power on. This code usuallyinitializesthe board,
performsa self test, and then procedesto load an applicationsprogram. The
decoding PROMs containinformationtellingthe microcomputerboard which
addressesit should respondto during variousmachine cycles.
lable II summarizesthe microcomputerboard jumperswhich must be
installedfor RTMPS operation. The locationof each of the Jumpers can be
found from figure2-I of the VM02 users manual (ref. 4). Jumper Jll eDables
selectedbus interruptsto occur on the microcomputerboard. Jumper Jl6
defineswhich board is the systemcontrollerboard. The RAM base address
Jumper (JlS) is set as specifiedin note 2 of table II. The settings for
Jl5 were selectedto place the VM02 dual-portRAM at addressesstartingjust
after the last addressused by the FEP. Any addressmay be selectedas long
as: (1) it starts on a 256 K byte boundaryand (2) it is not an address
assigned to the FEP or any of its peripherals. Each processormust have a
unique RAM base address. Finally,the serialport jumpersJ25 and J26 must
have all clips removedfor all IBUS processors. This effectivelyremovesall
serial I/O signalsfrom the P2 connectorof the board. These signalscould
interferewith the Exormacsdevelopmentsystem if not removed.
After the correctjumpers have been installed,the bootstrapEPROMsmust
be installed. These EPROMs containcode for power-upinitialization,self
testingof the interfacememory and the bootstraploaderfor the system execu-
tive. The code for these EPROMswas developedat Lewis to interfacethe boards
to the RTMPOSand RTMPL software. There are two sets of EPROMs,one for IBUS
processors, the other for RBUS processors. Each set consistsof one even byte
EPROM and one odd byte EPROM. The even byte EPROM is installedin the socket
labeledU12 on the VM02 board. The relativelocationof this socket is
indicatedin figure 4. Likewise,the odd byte EPROM is installedin the socket
labeledUll. The index (notch indicatingpin l) on both EPROMs must be orien-
ted as shown on figure 4. Intel 2732A EPROMswere used in the RTMPS system.
However,any of a number of compatibledevicesmay be used, as specifiedin
the VM02 User's Manual (ref. 4).
The final step in preparingthe IBUS VM02 boards is the replacementof
two address decodingPROMs. These PROMs are used to monitor the microprocessor
address bus and enablememory and/or peripheralcircuitryif selected. The
locationof these PROMs is indicatedin figure 4. They are ICs U138 and U144
(refer to VM02 schematicin the VM02 User'sManual)which are 82S129 bipolar
PROMs. U138 decodes interruptacknowledgecycles for interruptsinitiatedand
received by the VM02 board. The standardU138 PROM providedwith the VM02
board is programmedto respondto the Versabus standardinterruptacknowledge
code (for a discussionof Versabusinterrupthandling,see ref. lO). However,
the ExormacsVersabus system uses a nonstandardinterruptacknowledgecode.
In order to generate interruptson the ExormacsVersabus,the VM02 decoding
PROM U138 must be changed to respondto this code. The necessarychange is
shown in table III. At the address listed,the devicemust be reprogrammedto
the new data value shown. All other PROM locationsremain unchanged. This
change can be made using any PROM programmingsystem that can handle the
82S129 device.
The U144 decodingPROM must likewisehave one locationmodifiedas shown
in table III. This change resultsfrom the wrlte-protectdecoding implemented
by U144. The factorysuppliedPROM has locations$400 to $800 of RAM write
protectedfrom the Versabus. However,these locationsmust be written by the
FEP via the Versabusto enable variousexecutivefunctions. Thereforethe
wrlte-protectmechanismmust be disabledfor these memory locations. The
change to U144 is made using a PROM programmingdevice as mentionedfor the
U138 changes.
RBUS MPUs
The Real-TimeInteractiveBus (RBUS) is locatedwithin a completely
separateVersabuscard cage than that of the IBUS. Its main functionis to
providea high speed data path for simulationcalculations. It containsone
processor-- the real-tlmecontrollerRBP -- that synchronizesthe channels,
maintainssimulationtiming,and is the main processorused for communicating
with the analog I/O boards. All of the other processors(the RBPs) have equal
priority,and it is left to the Versabusbus arbitrationcircuitryto make sure
that each processorgets an equal turn at the bus when needed. Apart from
these distinctions,the RBUS is identicalto the IBUS in almost every way.
lhe RBUS VM02 microcomputerboardsmust also be configuredbefore they
can be used in the RTMPS System. Table I can again be used to define the
Jumperswhich must be installedfor proper operation. The locationof each of
the jumperscan be found from figure 2-I of the VM02 users manual. Note in
table II that certainjumper settingsare uniqueto the Channel0 RBUS pro-
cessor. The first is 311, which enables selected bus interruptson the micro-
computerboard. There is a cllp placed betweenpins 3 and 4 of Jll on RBUS
processor 0 only. All other RBUS and IBUS processorshave no clips placed on
Jll. The secondJumper,316, defineswhich board is the system bus controller.
Since RBUS processor0 is the controllerfor that bus, a cllp must be placed
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betweenpins 2 and 3 of Jl6. All other RBUS and IBUS processorshave a cllp
betweenpins l and 2 of Jl6.
The RAM base addressJumper (J15) is set in exactlythe same manner as
for the IBUS processors. The settingsin note 2 of table II can again be
used. It is importantto note that within a channel,both processorswill
have the same RAM base address. Thus the base address for the channel0 RBP
RAM (on the real-timebus) will be the same as the base addressof the channel
0 IBP RAM (on the interactivebus).
JumpersJ25 and J26 enable serial port I/O operationson the board'sP2
connector. For the RBUS processors,these clips can be left as they are since
the serial port connectionsdo not interferewith the bus operation. Finally,
the bootstrapEPROMs are installedas describedabove for the IBUS processors.
The only differenceis that these EPROMs containthe RBUS processorversionof
the self-testand bootstraploader code.
RTMPS Channel Interface
The dual-portedinterfacememory is housed in a rack mounted chassls.
Inslde'thechassisare two wire-wrappanelswhich containthe interfacememory
circuitry. A diagramof the wlre-wrappanel layout (as viewed from the top)
is shown in figure 5. There are three identicalinterfacememory circuitson
the panelswhich are labeled I/F l, I/F 2 and I/F 3. Each block of circuitry
has two headerswhich connectto 2 50-pln flat ribbon cables. For channell
the headersare labeled1Jl and IJ2, for channel2 they are 2Jl and 2J2 and
finally3Jl and 3J2 for channel3. The other ends of the flat ribbon cab.les
connectedto the "Jl" headersof each interfacememory channelare broughtout
to the Exormacsbackplane. Here each cable is connectedto its respective
IBUS processorvia the 50-pln I/O connectoron the Exormacsbackplane. This
50-pln I/O connectoris the connectionto the I/O channelof the VM02 IBUS
processorwhich is residentin the Exormacschassisslot. Likewise,the cables
connectedto the "J2" headersare attachedto the 50-pln I/O channelconnector
on the back of the RBUS (Versabus)chassis. For more specificdetailson these
connections,refer to the VM02 Users Manual (ref. 4) and the ExormacsChassis
User's Guide (ref. ll).
The interfacememory circuitryrequiresa 5-V power source. The connec-
tions for the power sourceare two screw terminalsas shown in figure 5. For
the RTMPS, this power supply is provided separatelyfrom the system power
supplies residentin the Exormacsand RBUS chasses. This is done to allow as
many processorboards as possible in these chasses (withoutoverloadingthe
power supplies).
Analog I/O Boards
The analog I/O system for the RTMPS consistsof analog-to-dlgitalcon-
verter (ADC) boards,dlgltal-to-analogconverter(DAC) boards,a Multlbuscard
cage (with power supply)and a Versabusto Multlbusconverter. The Versabus
to Multlbus convertersystem is illustratedin figure 6. It consistsof one
Versabus card, two Multlbus cards and a 64-pln flat-rlbboncable. As shown,
the large Versabuscard is installedin the RBUS chassis,and the Multlbus
repeatercard fits into connectorson the Versabuscard. A 64-pin flat-rlbbon
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cable Is then connected between the Multlbus repeater and the Multlbus extender
card. The extender card is then inserted into the first slot of a Multlbus
chassis. Any Multlbus card may then be used In the chassis as if It were
directly attached to the RBUS. This includes cards capable of being a bus
master, such as tntelllgent controllers or microcomputer cards. In the RTMPS
system, however, only analog I/O slave cards are used.
Before all of the cards can be installed In the system, there are several
items which must be set up. The first Is the large Versabus card of the
Versabus to Multlbus converter. Table IV llsts the various Jumper settings
required. Particular attention should be made to the modification described
in note 2 of table IV. This involves cutting one of the traces in the printed
circuit board. The Multibus repeater card also requires that a trace be cut.
This trace Is between pins 1 and 2 of Jumper block K1. Also Jumper clips must
be installedbetweenplns 9 and lO, and betweenplns II and 12. Detailsabout
all of the above set up procedurescan be found In the " SynergistProduct
SpecificationManual " (ref. 12).
A nlne-slotMultlbuschassiswlth power supplywas used In the RTMPS
system. Most Multlbussystemsrequirethe selectionof a priorityresolution
schemewhen multiple bus mastersare residentin the system. Since only analog
I/O slave cards are used In the RTMPS system,selectionof a priorityscheme
was irrelevant. However,if It Is desiredto use devicescapableof bus con-
trol, then the MultlbusChassisUser's Guide (ref. 13) should be consulted
regardingbus priorityresolutionselection.
The two types of Multlbusanalog boards used in the RTMPS are both manu-
facturedby Data Translation,Inc. The first Is a model DTTll analog input
board. Thls board consistsof a 12-blt analog-to-dlgltal(ADC) converterand
a 32 input multiplexer. It can be configuredto operateas a 32 slngle-ended
or 16 differentialinput system. The second board Is a DT728 8 channel
dlgltal-to-analog(DAC) converter. As wlth the ADC board, each DAC Is a
12-blt converter. Both the DAC and ADC boards operateas bipolarconverters
wlth a lO-V signal level,yieldinga resolutionof 4.88 _V per blt.
Table V lists the ADC board Jumperlngnecessaryto configurethe board
for use in the RTMPS. Note that the base.addressselectionfor each ADC board
is incrementedby $I0 (16 decimal)startingat $20 000. Thls allows 16 memory-
mapped I/O bytes for communicationwith each board. The Jumper connections
listed in the table are the only ones that should appear on the board. There
should be no other connections. Thls impliesthat some factoryInstalled
defaultconnectionshave to be removed. Note particularlythe removalof the
connectionbetweenJumper plns 78 and 87, which disablesan unused interrupt
option. The RTMPS systemuses the differentialinput, lO-V bipolarconfigur-
ation for the ADCs. The digitaloutput Is chosen to be in the 2's complement
coding. These configurationoptionscan be changedat the discretionof the
user. For example, slngle-endedinputswith a lO-V unlpolar range could be
selected. For more detailson these options,refer to the DTTll user's manual
(ref. 14).
In a similarmanner, the DT728 analog output board must also be con-
figured. The Jumperlngfor the configurationused in the RIMPS Is listed in
table VI. The same commentsmade regardingthe base address selectionon the
ADC boards apply here. The only differenceis the startingaddress for the
first DAC board which Is $20 lO0. Jumperconnectionsare specifiedas palrs
lO
for the DAC boards - i.e., W-21 refers to 2 pins on the board which must be
connectedtogether. For furtherdetails,refer to the DT728 User's Manual
(ref. 15 ).
Any combinationof DAC and ADC boardsmay be used, up to the maximumof
eight allowedby the nlne-slotMultlbuschassis(one slot is used for the
• Versabus-Multlbusconverter). The base addressingscheme outlinedabove must
be adhered to, however. ThereforeADC boards must be addressedstartingat
$20 000 for the first board,with each additionalboard having an addressthat
is $10 higher than the previous (i.e.,$20 000 for the first board, $20 OlO
for the second,$20 020 for the third, etc.). DAC boards start at $20 lO0 for
the first board and each additionalboard address is incrementedby $I0.
Chassisand Power Supply
The IBUS and RBUS electricalconnectionsare providedby the Versabus
card chassis. As mentionedpreviously,the IBUS chassisis actuallythe
Exormacschassis. The currentRTMPS configurationuses the last three slots
of this chassisfor the IBPs. Power is suppliedto these IBPs by the existing
Exormacspower supply. The Exormacspower supply is sufficientfor the exist-
ing FEP/IBUSconfigurationof the RTMPS. If additionalor differentIBUS pro-
cessorsare used, a largerpower supplymay be required. Up to three additional
processorscould be added by removingthe three unused 128 K RAM cards. By
using additionaldriver circuitryand card cages, the bus could be further
expanded. Detailson the Exormacschassiscan be found in referenceII.
The RBUS is implementedusing MotorolaVersabuscard cages and a multiple
output power supply. The base Versabuscard cage has four slots available.
This can be expandedto a maximum of 12 slots with two additionalfour-slot
card cages and expansionconnectors. The bus can be furtherexpandedby using
additionaldriver circuitry. It shouldbe noted, however,that such additional
circuitryadds to the bus propagationdelay. This delay must be taken into
account in the overallsystemdesign. The RBUS power supplyis the Motorola
M68KVMPSl228 W switchingpower supply. This supplycomes with a power monitor
circuitwhich providesseveralVersabuspower-falland timing signals. Infor-
mation on all of the RBUS componentscan be found in references16 through19.
CONCLUDINGREMARKS
This report documentsthe set-up requirementsand proceduresfor the
RTMPS. These requirementsare based on the currentRIMPS configurationand
its use as a researchtool. The set-up requirementsmay changedependingon
the user's particularapplication. Most changesshould be made after consult-
ing the referencesin this report.
The currentRTMPS system is in the processof being upgradedto accommo-
date new 32 bit microcomputerboardswith hardwarefloating-polntmath and
cache memory. This upgradewill requirechangesto the configurationJust
described. These changeswill be documentedin an addendumto this report.
II
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TABLE I. - SWITCH SETTINGS FOR 128 K RTMPOS AUXILIARYMEMORY
Position
Switch Al5* Al6* A17* Al8* Al9* A20* A21* A22" A23" PRIM
Sl ON ON ON ON ON ON OFF ON ON ON
$2 OFF ON ON ON ON ON OFF ON ON ON
$3 ON OFF ON ON ON ON OFF ON ON ON
$4 OFF OFF ON ON ON ON OFF ON ON ON
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TABLE II. - MICROCOMPUTER BOARD JUMPERING
Jumper Conectlon Description
31 3-4 Microprocessor clock speed, 8 mHz
32 I-2, 4-5 Microprocessor clock speed, 8 mHz
33 5-6, ll-14, 18-21, 20-23 EPROM device type, 2?32
34 1-2 RAM parity check, disabled
35 1-2, 3-4, 5-6, ?-B RAM power source, Versabus
J6 2-3 Factory use
37 I-2 RAM size, 128 K
JB I-2, 4-5, 7-8, lO-11, 13-14, 16-17 User defined status bits
39 4-5, 7-8, lO-ll, 13-14 On board interrupt select
JlO 5-6, 14-15 On board interrupt s.elect
311 a3-4 Bus interrupt select
312 7-8 Local resource time out, 64 us
Jl3 9-10 ROM access time, 450 ns
314 7-8 Versabus time out, 64 us
315 (b) RAM base address
Jl6 c2-3 System controller select
Jl? I-2, 3-4, 5-6 Programmable timer set up
Jl8 2-4, 3-5 Programmable timer set up
J19 2-4 Programmable timer set up
320 1-2, 4-5, ?-B Serial port options
321 7-8
322 2-3, 4-5, 8-9, lO-11
323 7-8
324 2-3, 4-5, 8-9, lO-ll
J25 (d)
326 (d)
J27 2-3, 5-6, 7-8, lO-ll, 14-15, 18-19 Bus priority level, level l
328 ; 3-4 Bus priority level, level 1
aThls Jumper installed only on real-tlme controller (RBUS processor in
channel €). All other processors have n__oojumpers installed on Jll.
bThe Jumperlng here depends on which channel the board will reside in. For
the three channel simulator the Jumpers are:
Channel Connection Base address
0 1-2, 5-6, 8-9, lO-11, 14-15, I?-18 $24 0000
l 2-3, 4-5, 8-9, lO-ll, 14-15, l?-18 $28 0000
2 I-2, 4-5, 8-9, lO-ll, 14-15, l?-18 $20 0000
Cjumper 2-3 for all processors except the real-tlme controller.
Jumper 1-2 on this board since it must be bus master on the real-tlme
bus.
dThese Jumpers must be completely removed for all IBUS processors. For
RBUS processors, the Jumpers can be left as set of the factory.
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TABLE Ill. - VM@2 DECODING
p
PROM CHANGES
Prom Address Old data New data
U138 $C8 $0 $3
U144 $FE $6 $4
TABLE IV. - VERSABUS TO MULTIBUS CONVERIER SET UP
Jumper/switch Connectlon/settlng Description
SWI 3 Multlbus block address select
SW2 F Versabus block address select
SW3 0 Versabus priority level
Kl No connections Multlbus P2-Versabus I/O routing
K2 No connections Unused Versabus and Multlbus signals
K3 al-2, 3-4, 5-6, 7-8, Master clock and strobe delays
17-18, 19-20
K4 bl-2, 3-4, 6-8, 7-8 Interrupt enable and acknowledge
9-I0, ll-12
K5 7-8, 9-I0, ll-12, Various control signals
al3-14
K6 I-2 Factory use
K7 5-12, 6-11, 7-I0, Address mode select
c8-9
K8 I-2
aConnected at factory via trace in PC board.
blrace between 5-6, originally installed at factory as PCB trace,
must be cut. Install Jump cllp between 6-8, 9-10, ll-12. Connections
I-2, 3-4, 7-8 are already implemented in PCB traces.
Clmplemented using fusable links.
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TABLE V. - ADCBOARD CONFIGURATIONTABLE
Description Connection
Base address select (B4) (a)
Base address select (B3) 2, 6, 7-4, 3-8
A/D input type 23-24A,25-27, 51-53B,53A-56,
54-55B,55A-57
A/D input range 58-71, 60-62A
A/D output code 67-70
Board interruptfunctionB 95-96
Systemsbus interruptlevel select B a79-84
Transferacknowledgedelay No jumpersinstalled
Pacer clock interval 40-38, 41-28
ReferenceJumpers 97-98, 48-49
Inhibitselection No Jumpersinstalled
a3umperlngis differentfor each board in the system. Addresses
are selectedstartingat $20 000 and are incrementedby $I0. For
a two-boardADC systemthe, the connectionsare:
Board l - 2, 3, 4, 5, 6, 9, lO, II, 12, 13, 14, 15-8
Board 2 - 2, 3, 4, 5, 6, 9, lO, II, 12, 13, 14, 15-8 and 4-16.
bThe board comes from the factorywith interruptA connectedto
system level I. This must be removedby disconnectingpin 78
from 87.
TABLE VI. - DAC BOARD CONFIGURATION TABLE
Description Connection
Base address select (a)
Addressing mode W-21, W-22, W-23
Memory mapping select W-42
Output range select W-l, W-3, W-5, W-7, W-11, W-13, W-15, W-17
Multiplying DAC option W-9, W-19
DAC input coding select W-53, W-Sl
Transfer acknowledge delay W-39
Bus priority control W-55
Inhibit selection No Jumpers installed
a3umperlng is different for each board in the system. Addresses are
selected starting at $20 lO0 and are incremented by $10. For a
three-board DAC system, the connections are:
Board 1 - W-44, W-50
Board 2 - W-44, W-50, W-33
Board 3 - W-44, W-50, W-32
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